

Programme

16th HiPEAC Workshop on Reconfigurable Computing

Monday, June 20th, 2022

CET	Morning Session
10:00 - 10:05	Opening address of WRC
10:05 - 10:30	Prof. Dirk Koch, Heidelberg University <i>Using the FABulous eFPGA Framework for Implementing AI Systems</i>
10:30 - 11:00	Prof. Roberto Giorgi, University of Siena <i>Distributed Large-Scale Graph-Processing on FPGAs</i>
11:00 - 11:30	<i>Coffee break</i>
11:30 - 12:00	Prof. Holger Fröning, Heidelberg University <i>TBA</i>
12:00 - 12:30	Dr George Lentaris, National Technical University of Athens <i>The role of FPGAs for enabling onboard AI in space applications</i>
12:30 - 13:00	Fareed Mohammad Qararya, Chalmers University of Technology <i>A hybrid FPGA accelerator for MobileNets</i>
13:00 - 14:00	<i>Lunch</i>
	Afternoon Session
14:00 - 14:30	Prof. Martin Margala, University of Louisiana at Lafayette <i>Optimizing Open Source Toolchain for FPGA bitstream generation</i>
14:30 - 15:00	Prof. Kevin Martin, Université Bretagne-Sud <i>Ultra-low Power Computing with CGRAs: an architecture, compilation, and application triptych</i>
15:00 - 15:30	Kaspar Matas, University of Manchester <i>Compiling and Operating Dynamic Stream Processing Pipelines on FPGAs</i>
15:30 - 16:00	<i>Coffee break</i>
16:00 - 16:30	Jianiy Cheng, Imperial College London <i>DASS: An Automated HLS Tool that Combines Dynamic & Static Scheduling</i>
16:30 - 17:00	<i>Round-Table discussion</i>
17:00	Closing of the workshop